本文へ 大メニューへ 下のサイト情報へ
Product Descriptions The product Advancing the Smart World

Package Substrate未来を創造する先端技術。コリアサーキットはお客様と共にデジタル世界の未来を作っていきます。

CSP

CSP(Chip Size Package) is a product whose package substrate size does not exceed 120% of the semiconductor chip size. To reduce the area size, the CSP with highly dense wiring compared to general BGA is formed. The most important goal of CSP is to reduce the mounting area size.

Application

- Memory, analog, ASICs, Logic, RF devices
- Notebook, Subnotebook, Personal Computers
- GPS, PDA, wireless telecommunication system

断面図

Specification

CSP_ CSP Specification - Dex-scription(Patterning, Drilling, Ball Pad Pitch, Solder Mask Tolerance, Strip Size), Design
Item Design
Patterning Line/Space MSAP 16 / 16
Subtractive 25 / 25
Drilling Via/Land PTH 75 / 180
Laser 65 / 125
Ball Pad Pitch 0.4 mm
Solder Mask Tolerance ± 7
Strip Size 240 X 95 mm